Downloads
Download data is not yet available.
Abstract
In this paper, an FPGA-based single-precision floating-point 2048-point FFT implementation is proposed, based on an adaptive angle recoding CORDIC algorithm. The design is built and verified on Altera Stratix V FPGA chip. The implementation had 102.55 MHz maximum frequency, throughput result of 8424.382 FFTs/s, and resources utilization of 76,282 ALUTs and 15,687 registers. The accuracy results were 5.889E-06 (Mean-Square-Error (MSE).
Author's Affiliation
Article Details
Issue: Vol 1 No T4 (2017)
Page No.: 172-179
Published: Dec 31, 2017
Section: Original Research
DOI: https://doi.org/10.32508/stdjns.v1iT4.469
How to Cite
Truong, Q., Vo, T., & Hoang, T. (2017). An FPGA-based single-precision floating-point 2048-points FFT implementation based on adaptive angle recoding CORDIC. Science & Technology Development Journal: Natural Sciences, 1(T4), 172-179. https://doi.org/https://doi.org/10.32508/stdjns.v1iT4.469
Download Citation
Article Statistics
HTML = 523 times
Download PDF = 298 times
Total = 298 times
Download PDF = 298 times
Total = 298 times
Most read articles by the same author(s)
- Thao Thi Phuong Vo, Quynh Thi Nhu Truong, Thuc Trong Hoang, Hung Duc Le, An efficient floating-point FFT twiddle factor implementation based on adaptive angle recoding CORDIC algorithm , Science & Technology Development Journal: Natural Sciences: Vol 1 No T4 (2017)